
. , , >






FIG. 3




FIG. 4

[-						1						Ŧ			
DESCRIPTION								CLOCK INPUT INHIBIT	COUNT IN 4/2,048	COUNT IN ♦ /4,096	COUNT IN ♦ /8,192	COUNT IN A COMPARE MATCH			
	BIT 0	CKS 0	0	1	0	-	0	0	1	0	*	0	1	0	-
TCSR	BIT 1	CKS 1	0	0	-	l l	0	0	0	1	Į.	0	0	ļ	l l
	BIT 2	CKS 2	0	0	0	0	-	0	0	0	0	-1		1	1
TCRX	BIT 5	CKSX	0	0	0	. 0	0	1	1	1	1	1		1	1

FIG. 5

	_														
DESCRIPTION								CLOCK INPUT INHIBIT	COUNT IN 4 / 4,096	COUNT IN <i>4</i> ∕8,192	COUNT IN <i>4</i> ∕16,384	COUNT IN AN OVERFLOW			
	BIT 0	CKS 0	0	1	0	-	0	0	1	0	-	0	-	0	-
TCSR	BIT 1	CKS 1	0	. 0	1	•	0	0	0	1	.	0	0	1	1
	BIT 2	CKS 2	0	0	0	0	-	0	. 0	0	0		-	-	1
TCRY	BIT 4	CKSY	0	0.	0	0	0	1	. 1	1	-	-	1	1	1




FIG. 7




FIG. 8

		_					·	
DESCRIPTION	PWMX_1 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)	PWMX_0 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)	PWMX_1 CLOCK SELECT	WHEN CKS OF DACR OF PWMX_1 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)		PWMX_0 CLOCK SELECT WHEN CKS OF DACR OF PWMX_0 IS 1, SELECTS A CLOCK (REFER TO FIG. 9)
R/W	R/W	R/W	R/W	R/W	R/W			R/W
BIT NAME INITIAL VALUE	0	0	0	0	0			0
BIT NAME	PWCKX1B	PWCKX1A	PWCKX0B	PWCKX0A	PWCKX1C			PWCKX0C
BIT	7	9	5	4	က		2	0

FIG. 9


PWCKX0C PWCKX1C	PWCKX0B PWCKX1B	PWCKX0A PWCKX1A	RESOLUTION(T)
0	0	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 2
0	0.	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 64
. 0	1	0 .	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 128
0	-	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 256
1	0	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 1,024
1	0	1	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 4,096
1	1	0	OPERATES AT A SYSTEM CLOCK CYCLE MULTIPLIED BY 16,384
1	1	1	SETTING INHIBIT

F/G. 10

DESCRIPTION							OUTPUT WAVEFORM SETTING	(REFER TO FIG. 11)							·R/W CARRIER FREQUENCY SELECT	0: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 64	THE MANGE OF THE VALUES OF DAU TO DATE IS HOTOU TO HISPFF	1: OPERATES AT BASIC CYCLE=RESOLUTION(T) MULTIPLIED BY 256	THE RANGE OF THE VALUES OF DA0 TO DA13 IS H'0040 TO H'3FFF	RESERVED BIT
BIT NAME	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DAO					CFS	1
BIT	15	14	13	12	=	10	6	8	7	9	5	4	3	2					1	0.

FIG. 11

RESOLUTION T (μ s)	CONVERSION CYCLE (µs)	DADRA,B (DA13~DA0)	LOW WIDTH (s, μ)	HIGIM HDIH (s π)
		H,0000	0.1	1638.3
		•	••	•
		-	••	••
0.1	1638.4	H'1000	409.6	1228.7
				•
		••		• •
		H'3FFF	1638.3	0.1



7G. 12